Miss rate of a set-associative LRU cache

**Group Members:**

**Rumaisa Mansoor 17k 3601**

**Eisha Tir Raazia 17k 3730**

**Section : Gr2**

**Scope:**

We will Implements an N-way set-associative LRU cache, used for exploring the cache hit and miss rates when feeding in address traces from two programs, generated by the pin a trace Pin tool.

These accesses are interleaved to simulate context switching between different threads.

**Tools:**

We will implement the whole program in the Python Programming Language

**Evaluation:**

It will be after the Final Exams.